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ABSTRACT

A HIGH GAIN, LOW POWER CMOS OPERATIONAL AMPLIFIER
USING COMPOSITE CASCODE STAGE IN
THE SUBTHRESHOLD REGION

Rishi Pratap Singh
Department of Electrical and Computer Engineering
Master of Science
This thesis demonstrates that the composite cascode differential stage, operating in
the subthreshold region, can form the basis of a high gain (113 dB) and low-power op amp
(28.1 µW). The circuit can be fabricated without adding a compensation capacitance. The
advantages of this architecture include high voltage gain, low bandwidth, low harmonic
distortion, low quiescent current and power, and small chip area. These advantages suggest that this design might be well-suited for biomedical applications where low power, low
noise bio-signal amplifiers capable of amplifying signals in the millihertz-to-kilohertz range
is required.
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Chapter 1
Introduction
The operational amplifier or op amp is the most popular integrated circuit chip in
the electronics world and plays an important role in integrated circuit simulations, control
systems and low-to-moderate frequency amplifier applications. Since new technology demands efficient circuits with high accuracy and low power consumption, the Metal Oxide
Semiconductor Field Effect Transistor (MOSFET) offers flexibility to both analog and digital designers for the design of such circuits. One of these circuits is discussed in this thesis a high-gain, low-power Complementary Metal Oxide Semiconductor (CMOS) op amp using
a composite cascode stage in the subthreshold region. This work also considers existing
compensation methods of op amps relative to chip area and compares the chip area to that
of a previously published composite cascode op amp [1].
In the classical operational amplifier (discussed in chapter 2), a large compensation
capacitor is used to stabilize the amplifier requiring a large amount of area on the integrated
circuit chip. Additionally, this capacitor limits the bandwidth of the op amp and also affects
the slew rate. Slew rate is the maximum rate at which the output voltage of an op amp can
change and in general, designers always look for a higher slew rate. Moreover the supply
voltage used for the classical designs is quite high (> 5V ) and that limits its application in
low power circuits.
The proposed design (discussed in detail in later chapters) offers an op amp with
high gain, low power operation without using a compensation capacitor. For low power
operation, MOSFETs are used as a building block for the op amp to improve its efficiency.
The characteristics of these op amps will be appreciated in any chip designs where minimizing
the chip area and power is essential. This type of design can be used in applications such
as in the biomedical field where the need to miniaturize battery operated devices is in high
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demand [2]. There is a need among medical scientists and clinicians for low-noise, lowpower, bio-signal amplifiers capable of amplifying signals in the millihertz-to-kilohertz range
while rejecting large DC offsets generated at the electrode/tissue interface. The advent of
fully implantable multi-electrode arrays has created a need for fully integrated micro power
amplifiers [3]. Low current amplifiers are the basic building blocks of the pulse oximeter
(Sp O2 ), a wireless sensor network system that has the capability to monitor physiological
signs and heart beat rate in real-time from the human body [4] [5].
1.1

Theme of the thesis
This thesis discusses the design of a high-gain, low power, low harmonic distortion

op amp. The basis of the work is a differential composite cascode stage operating in the
subthreshold region as an input stage followed by a class AB output stage. This design
allows the elimination of the bridging capacitor between the input and output of the second
stage for compensation while reducing the chip area required by the amplifier. Operation in
the subthreshold operation leads to a low bias current, resulting in low power consumption,
and low harmonic distortion [6], [7].
1.2

Outline of the thesis
This thesis is divided into eight chapters including the introduction. It starts with a

brief introduction of the op amp transitioning into an explanation of the classical amplifier
and its merits and disadvantages. Chapter 3 proposes a new design of the op amp followed
by a detailed explanation of the circuit design and the layout of the corresponding amplifier.
The section on circuit design and the layout covers a wide range of theoretical as well as
practical approaches in determining the efficiency of the integrated circuit. Later chapters
emphasize optimization of the load seen by the circuit for testing purposes, other simulation
methods, test results and related topics of interest for future research.
1.3

Contributions
The contributions of this thesis include:
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• the design of a two stage op amp with high gain (113 dB), low power (21.3 µ W) , and
low distortion (0.22% THD);
• the layout and fabrication of the op amp with performance that agrees closely with
the simulation.

3

4

Chapter 2
Classical operational amplifier
The term classical op amp refers to the op amp designed in the early phase of integrated circuits. Since then the op amp has evolved in terms of speed, design complexity,
linearity, lower power consumption and accuracy.
The first generation, bipolar junction transistor (BJT), integrated circuit op amp of
1964 was designed to have a high voltage gain differential input stage, a moderately high
voltage gain second stage, and a low voltage gain/high current gain third stage that acts as
a buffer [8]. The second stage has a modest voltage gain compared to the first stage and
is often used to compensate the op amp. The usual practice is to place the compensating
capacitor between the input and output of the second stage utilizing the Miller effect to
multiply the capacitor value. Bridging the input and output nodes of the second stage
results in a phenomenon known as pole splitting. This phenomenon lowers the pole or 3-dB
frequency of the first stage and moves the pole of the second stage to a higher frequency
which helps the op amp to achieve required stability in the presence of feedback. Pole
splitting is advantageous in achieving a higher frequency design, but requires a capacitance
and a resistance for proper compensation of MOSFET op amps and, thus, adds complexity
to the design [9].
The size of the compensating capacitor as well as the resistance needed for stability
can also require a large chip area. The first method of compensation included use of an
external off-chip capacitor but limited the bandwidth of the amplifier. The National LM101
(designed by Widlar) and the Fairchild Semiconductor Corporation 741 were introduced in
1967 and used similar circuit architecture [10]. Both of these amplifiers used BJTs and
eliminated the use of external capacitors for the compensation.
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BJTs burn more power than MOSFETs, raising red flags for its implementation in
low power design. The data-sheet of the LM741 [11] showed the voltage noise and the supply
current to be 30 nV/(square root Hz) and 1.7 mA respectively during normal operation which
is considered high for many modern application specific integrated circuits (ASIC) such
as low-power instrumentation applications in biomedical fields. Classical op amp designs
with a compensation capacitor also impact the speed of the operational amplifier and other
applications where the rise times of digital signals are quite small. At times, when the rise
time of the digital signal is small, feed-through takes place in the second stage due to the
bridging capacitor. The signal at the input of this stage now has two paths, one through the
amplifier and another through the compensation capacitor. This signal that feeds through
the compensation capacitor introduces a right hand plane zero that can affect the stability of
the op amp as it boosts the magnitude response and lags the phase response of the op amp.
As a usual practice, a nulling resistance is added in series with the compensation capacitor
to gain control over this right hand plane zero introduced by the bridging capacitor.
Today, the MOSFET is gaining popularity in op amp design because of its potential
low power operation, but it has been difficult to design a MOSFET op amp that follows a
Widlar architecture and achieves a high voltage gain. A new design [1], offers a high gain
CMOS op amp that uses a Widlar architecture. The measured gain of 117 dB is comparable
to that achieved in bipolar designs in this architecture. Another new design [7] proposed in
this thesis does not follow the Widlar architecture, but offers a low power CMOS op amp
with a high voltage gain (113 dB) and eliminates the use of a bridging (Miller) capacitor for
compensation and is discussed in detail in later chapters.
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Chapter 3
Proposed design of operational amplifier
In recent years, an area of increasing interest is that of biomedical instrumentation
amplifiers [2], [12]. These applications typically require high gain, low power, and low frequency amplifiers that occupy minimal chip real estate. The proposed design discusses the
subthreshold operation of composite cascode stages to achieve advantages such as high voltage gain [1], low distortion [2], [6], low noise [2], low power, low chip area, and low bandwidth.
Although low bandwidth is often considered a shortcoming, in this case, it is used to eliminate the need for a compensation capacitor to achieve stable operation in the presence of
feedback.
An earlier work [6] demonstrated that high voltage gain could be obtained by operation of MOS (Metal Oxide Semiconductor) devices in the weak or moderate inversion regions
and mentions the advantages of designing the input differential stage of CMOS op amps to
operate in the moderate and weak inversion regions. Furthermore, it also offers guidelines to
optimize an op amp performance by obtaining higher gain, less power dissipation, less distortion, and a smaller value of compensation capacitor. In another work [13], it was suggested
that a voltage gain exceeding 60 dB per stage could be achieved by combining operation in
the weak or moderate inversion region with the composite cascode configuration of Fig. 3.1.
A circuit configuration similar to this configuration but with the p-MOS composite cascode
as a driver and the n-MOS composite cascode as a load is covered in detail in Chapter 4.
Chapter 4 also mentions the conditions required to attain the subthreshold or weak or strong
inversion MOS operations exploited in these circuit configurations for higher voltage gain.
The point to be noted in Fig. 3.1 is that the device M2 operates in the subthreshold region
while M1 operates in the weak, moderate, or strong inversion region for higher voltage gain.
The subthreshold drain current of device M2 leads to a large output resistance looking into
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Figure 3.1: Single ended composite cascode gain stage

the drain of device M2 (explained in Chapter 4). These devices combine with the composite
cascode load (devices M3 and M4) which provide a large output resistance and results in a
very high voltage gain. This concept was implemented for the first time [1] in a high gain
(∼ 120 dB) CMOS op amp that used the Widlar architecture. In that work, both the first
and second stages have high gain (∼ 60 dB) and moderate bandwidth. The circuit for this
op amp is shown in Fig. 3.2. It also demonstrated that the compensation capacitor can be
minimized with this approach, requiring a 3.5 pF value for the op amp which is quite low
compared to the classical op amp compensation capacitor.
The proposed design in this thesis takes the earlier mentioned work in [1] to the
next level by emphasizing the use of the composite cascode differential stage, operating in
8

Figure 3.2: CMOS op amp in Widlar architecture using composite cascode stages

subthreshold region that can form the basis of a high gain (∼ 113 dB), and low-power op amp
(∼ 28.11 µW) without adding an intentional compensation capacitor. The proposed design
can drive a capacitive load of 0.5 pF and resistor of 100 kΩ. The immediate advantage of
this design over the earlier work [1], classical amplifiers, and other op amp designs requiring
compensation capacitors can be realized not only in the reduction of the effects of feed
through but also the chip area. The parasitic capacitance at the output of the first stage is
used to compensate the op amp. Because of the low DC current required by the differential
input stage, DC power consumption is also minimized. In addition, operation in the weak
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inversion region can also lead to lower harmonic distortion than normally achieved in strong
inversion operation [6] of devices. Such performance by the proposed op amp is well-suited
for low-power instrumentation applications requiring multiple amplifiers as often found in
biomedical applications [2], [12].
The circuit for the proposed design is shown in Fig. 5.2. The next chapter covers the
details behind the circuit design of the proposed operational amplifier.
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Chapter 4
Circuit design of proposed operational amplifier
The circuit for the proposed design of an op amp can be divided into four parts:
a Constant-gm biasing circuit, an input differential stage, a class AB output stage, and a
control circuit. The Constant-gm biasing circuit and the control circuit assures stability
and low power operation of the op amp whereas the class AB output stage allows a smaller
quiescent bias current, saving power while still being able to source large currents for dynamic
transitions. The first section below explains in detail the theory behind the operation of the
MOS devices in a state that is exploited in the input differential stage for higher voltage
gain. The other sections not only explain the circuit in detail but also mention the specific
applications of the involved circuitry in the proposed op amp design. Simulation results
related to proposed design are discussed in following chapter.
4.1

Subthreshold/weak inversion region
MOS devices in amplifiers are generally biased to operate in the strong inversion region

where the variation in ID with gate-to-source (VGS ) voltage almost follows the square-law
variation as given by [14]
ID =

µn Cox W
(VGS − VT H )2 (1 + λ(VDS − VDSP )),
2L
2ηµCox W VT2
=
exp
L
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VGS − VT H
ηVT


[15].

(4.1)

The transconductance (gm ) of a device in strong inversion region is proportional to the square
root of the drain current (ID ) and is given by [14]

r
gm =

2µn Cox (

W
)ID
L

(4.2)

where the value of η, a nonideality factor, ranges from 1.6 in weak inversion region to 1.3
in the strong inversion region [16], [17]. The parameters gm and the incremental resistance
(rds ) from the drain to source of a MOS device are repsonsible for the voltage gain from the
gate to drain of a device. The expression for the rds is given by
rds =

1
.
λID

(4.3)

For devices biased to operate in the weak or subthreshold region, the expression for
the rds and the relationship between current ID and voltage VGS is given by [18]
rds =

VA
,
ID





ID = ID0 exp

VGS
ηVT

(4.4)

(4.5)

where the specific current (ID0 ) [16] and the thermal voltage (VT ) is given by
W
,
L

(4.6)

KT
q

(4.7)

ID0 = 2ηµCox VT2

VT =

14

where VA is an Early voltage which is approximately constant for a given channel length.
Also from the definition of gm keeping VDS constant, we have
gm =

ID
∂ID
=
.
∂VGS
ηVT

(4.8)

From Fig. 4.1, it can be seen that devices operating in subthreshold region have lower
VGS than the one operating in the strong inversion region. The V-I curve in the Fig. 4.1
also shows that rds is larger for the device biased in the subthreshold region than the one
biased in the strong inversion region.
An earlier work [6] mentions the conditions for the operation of a MOS device in
strong, weak or moderate inversion regions. Fig. 4.1 shows that the control of the voltage
VGS over the threshold voltage (VT H ) affects the operation of the n-MOS device. Generally
circuits are designed keeping bias currents in mind. As a guideline [15], the operating
regions can also be estimated in terms of the inversion coefficient (IC), IC = ID /ID0 . Weak
inversion corresponds to IC < 0.1, moderate inversion corresponds to 0.1 < IC < 10 and
strong inversion corresponds to IC > 10. Since ID0 is proportional to the width of the
device, a larger width decreases IC enabling the weak or moderate inversion operation of the
device. Larger devices exhibit larger parasitic capacitances resulting in lower bandwidth of
the stage. This can be advantageous if used in the input differential stage of the op amp
that requires a small compensating capacitor to stabilize the op amp.
This work [6] also suggests that MOS devices operating in subthreshold region when
used in amplifier stages lead to various advantages such as higher voltage gain, lower power
dissipation due to decreased ID , and reduced total harmonic distortion. Higher voltage gain
is related to the transconductance efficiency (gm /ID ) of the devices operating in weak or
moderate inversion. In these inversion regions, gm /ID approaches a constant and reaches
maximum values in the weak/subthreshold region and decreases as the inverse square-root
of IC in the strong inversion region [6],[15]. The expression for gm /ID is given by gm /ID =
√
1/(ηVT ) and gm /ID = 1/(ηVT IC) for the device biased in the weak or subthreshold region
and the strong inversion region respectively. Subthreshold or weak inversion operation of
MOS devices results in higher voltage gain at the cost of lower bandwidth. Since subthreshold
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Figure 4.1: V-I characteristics of an n-MOS device [6]

inversion requires larger devices for lower IC, the intrinsic gate capacitance and the gate-tobulk capacitance increase lowering the intrinsic bandwidth. But lower IC also decreases the
thermal-noise voltage density as gm /ID and gm increases. The flicker noise voltage density
also increases with IC , because the gate area decreases with IC in the transition from weak
to strong inversion region and vice versa [15]. Lower noise is an important aspect of any low
power circuit design.
4.2

Composite cascode stage
An earlier work [13] demonstrated several advantages of the composite cascode stage

over the conventional cascode stage. The architecture requires one less bias voltage reference
to bias the composite cascode stage. Other advantages of the composite cascode stage
pertinent to the proposed design include the realization of the input differential stage with
higher voltage gain, low drain current, and low bandwidth. The low bandwidth is better
as it helps in dominant pole compensation of the op amp. Fig. 4.2 shows the composite
cascode stage with an ideal current source as a load. It can be shown (see appendix) that
the voltage gain of the stage is given by
AM B =

VOU T
−[gm1 rds1 (gm2 + gmb2 )rds2 + gm1 rds1 + gm2 rds2 ]
=
VIN
1 + R1 [(gm2 + gmb2 )rds1 rds2 + rds1 + rds2 ]
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(4.9)

where rds1 and rds2 are the incremental resistances between drain and source of device M1
and M2 respectively and gmb2 represents the body effect of device M2. Both devices M1 and
M2 are biased to operate in the active region with M2 biased to operate in the subthreshold
region and M1 in the weak, moderate, or strong inversion region.

Figure 4.2: Composite cascode stage with ideal current source load

The more practical composite cascode stage with a composite cascode current mirror
as a load is shown in Fig. 4.3. The voltage gain of such a stage can be approximated by
AM B =

−[gm1 rds1 (gm2 + gmb2 )rds2 + gm1 rds1 + gm2 rds2 ]
1+

(gm2 +gmb2 )rds1 rds2 +rds1 +rds2
(gm4 +gmb4 )rds3 rds4 +rds3 +rds4

.

(4.10)

In Fig. 4.3, all the devices are biased to operate in the active region with M2 and M4
biased to operate in the subthreshold region and M1 and M3 in either the subthreshold
or moderate or strongly inverted region. M3 and M4 form a composite cascode current
mirror load for the stage. The aspect ratio (W/L) of devices M1(M3) is chosen much smaller
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Figure 4.3: Composite cascode stage with composite cascode load

than that of M2(M4) such that the IC of device M1(M3) is about 100 times larger than
the IC of device M2(M4) for a selected bias current. As discussed in an earlier section,
gm /ID remains constant in the weak or subthreshold region [15], resulting in the overall
product of (gm2 + gmb2 ) and rds2 being approximately constant with ID . This work [15] also
demonstrates that Early voltage (VA ) increases rapidly as channel length increases from the
process minimum. Using this technique rds1 can also be maximized, since rds = VA /ID and
higher VA results in larger rds for a selected ID . Lower bias current for the stage will also
insure the maximization of the product of gm1 and rds1 as the falloff of gm1 is less significant
than the increase in rds1 resulting in higher overall voltage gain approximated by Eq. 4.10.
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Also, the effective resistance, Ref f ective1 , looking into the drain of M2 can be approximated by
Ref f ective1 = (gm2 + gmb2 )rds2 rds1 + rds2 + rds1 .

(4.11)

It can be seen from Eq. 4.11 that the Ref f ective1 increases with rds1 which can be maximized
by selecting a certain aspect ratio of the device M1. Similarly, Ref f ective2 looking into the
drain of device M4, Ref f ective2 = (gm4 + gmb4 )rds4 rds3 + rds4 + rds3 , can be maximized following
the same approach. Comparing Fig. 4.3 with the common source gain stage, the mid-band
voltage gain can be approximated by the product gm ROU T of the stage. Since the ROU T
looking from VOU T into the drain of M2 and M4 is given by parallel combination of Ref f ective1
and Rs , increasing rds3 incrases the Ref f ective1 which increases the ROU T and the voltage gain.
rds3 can be increased by choosing the longer channel length of the device.
The derivation of the small signal voltage gain of Fig. 4.3 is provided in the appendix.
4.3

Input differential stage
The input differential stage shown in Fig. 4.4, forms the first stage of the proposed

design. The approach covered in an earlier section of this chapter is utilized to design this
stage. A Constant-gm biasing circuit, explained in the next section, biases this stage and
provides a constant gm for the devices M9 - M12 over change in any process and temperature.
Devices M11 - M14 are biased to operate in the subthreshold region whereas M9, M10, M15
and M16 are biased to operate in the weak or moderate inversion region. This setup along
with low bias current (< 200 nA) for the stage insures higher voltage gain (∼ 98 dB) and
low bandwidth. Since the bandwidth and the gain are related (the higher the gain the lower
is the bandwidth), a change in Vbias affects the total bias current in the stage which in turn
affects the gain and bandwidth. The higher total bias current decreases the gain and vice
versa. The gain of this stage is approximated by
AM B =

−[gm10 rds10 (gm12 + gmb12 )rds12 + gm10 rds10 + gm12 rds12 ]
1+

(gm12 +gmb12 )rds10 rds12 +rds10 +rds12
(gm14 +gmb14 )rds16 rds14 +rds16 +rds14
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.

(4.12)
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Figure 4.4: Input differential stage

Again the effective resistance, Rs , looking into the drain of M14 is approximately given by
Rs = (gm14 + gmb14 )rds16 rds14 + rds16 + rds14 .

(4.13)

The bandwidth of the stage depends upon the effective resistance and capacitance looking
from the node VOU T as
ω3dB ∼
=

1
.
Ref f ective Cef f ective
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(4.14)

The effective resistance and capacitance can be approximated by
Ref f ective = Rs ||RD ,

(4.15)

Cef f ective = Cgd14 + Cdb14 + Cgd12 + Cdb12 + C2

(4.16)

where RD and Rs are the effective resistance looking into the drain of M12 and drain of
M14 respectively and can be approximated using the Eq. 4.9. C2 is the effective capacitance
looking into the input of the next stage (Fig. 4.6) which can be approximated for the
proposed design by
C2 = Cgs20 + Cgd20 (1 + A20 ) + Cgd22 (1 + A22 ) + Cgs22

(4.17)

where A20 and A22 are the gain from gate to source of device M20 and gate to drain of device
M22 respectively.
The composite cascode current mirror load in Fig. 4.4 produces a mirror pole which
can affect the stability of the op amp. Careful analysis is required to compensate this pole
for better phase margin, explained in detail in a later section. The effective resistance and
capacitance looking into the junction of the drain of device M11 and drain and gate of M13
affects the placement of the mirror pole in the frequency domain. Looking into the drain
of the diode connected device M13, the reciprocal of transconductance gm13 dominates the
effective resistance (RM ) whereas the effective capacitance can be approximated by
Cm = Cdb11 + Cgs13 + Cdb13 + Cgs15 + Cgd15 (1 + A15 ) + Cgs14 + Cgd14 (1 + A14 )
+Cgs16 + Cgd16 (1 + A16 )

(4.18)

where Aij is the gain from gate to drain of the respective devices.
The other consideration taken for minimizing flicker noise ( f1 noise ) and maximizing
the slew rate and unity-gain frequency of the op amp, p-channel input devices are used in
this stage. The flicker noise is lower in p-channel devices than the n-channel devices since
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their majority carriers (holes) have less potential to be trapped in surface states [9]. The
slew rate of the two stage op amp as discussed in [9], [15] is approximated by
gm1
,
CC

(4.19)

2ID
1
µp Cox W
L1

(4.20)

√
= 2ηVT ln [exp( IC) − 1].

(4.21)

SR = Vef f 1

s
Vef f 1 = VGS − VT H1 =

From Eq. 4.17, it is clear that with the increase in Vef f slew rate increases. p-channel
input transistors for the first stage have a larger Vef f than would be the case for n-channel
transistors (assuming similar maximum widths are chosen to maximize the gain) [9]. The
nonlinearity factor (substrate factor) η of p-channel transistors is also slightly higher than
the n-channel transistors [15].
4.4

Constant-gm biasing circuit
Since the gm of the input driver of the differential stage has a significant effect on the

overall gain of the stage, it is very critical that the gm of these devices do not change much
over the process and temperature corners.
The circuit shown in Fig. 4.5 provides a constant gm for the device M6 and other
devices biased by current Iout1 over any variations in MOS device parameters. Devices M1 M4 are matched with targeted devices M9 - M12 for which the constant gm over the corners
is deemed. It can be shown that [19]

IOU T 1

2
=
µn Cox ( W
)R22
L

22


2
1
,
1− √
2

(4.22)

Figure 4.5: Constant-gm biasing circuit

s
gm6 =



2µn Cox

W
L


ID6



2
1
=
1− √ .
R2
2

(4.23)

The above equation for gm6 is free of any device parameters. MOS device M7 acts
as a capacitor and resolves the start-up issue if present in constant-gm biasing circuit. The
circuit can settle into one of two different operating conditions: zero current condition and
IOU T 1 6= 0.
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The start-up problem arises whenever all the MOS devices carry zero current when
the power supply is turned on, that is, the loop carries a zero current and the circuit can
be stable but with device M7 acting as a capacitor it injects enough current in the loop to
rejuvenate the circuit out of the zero current state.
The other such constant-gm biasing circuit shown in Fig. 5.2 that uses the same
approach as mentioned earlier is used to bias the control circuit (explained in a later section)
of the amplifier.
4.5

Class AB output stage
The Class AB circuit shown in Fig. 4.6 forms the output stage of the proposed design.

Since the higher portion of the overall voltage gain came from the input differential stage
(> 95 dB), low voltage gain (10 dB ∼ 15 dB) is needed from this stage. The class AB stage
is used as opposed to class A or class B stage as the efficiency of this stage is near that of a
class B stage, and gets rid of any dead zones when transitioning between the pull up and pull
down operation. All the devices are biased to operate in their active regions. Devices M20
and M19 comprise a circuit for a level shifter that controls the quiescent current in device
M21 for low power dissipation when the circuit is not amplifying. Since the gain of the level
shifter is not exactly unity, the half wave symmetry of the output signal during the pul up
and the pull down operation might differ slightly introducing low distortion in the output
signal which is negligible. The voltage gain for the pull up and pull down operation of this
stage can be approximated by

Pull up:
"

AM B

"

rds19
= − gm21 (rds21 ||rds22 )
1
rds19 + gm20

##
,

(4.24)

and Pull down:
AM B = − [gm22 (rds22 ||rds21 )] .
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(4.25)

Figure 4.6: Class AB output stage

Lower gain is sought for this stage as it maximizes the bandwidth. Higher bandwidth
places the pole from this stage at a much higher frequency compared to the pole of the input
differential stage that improves the phase margin of the op amp.
4.6

Compensation procedure for op amp stabilization
Op amps are used in negative feedback for amplification and are generally internally

compensated to overcome unstable behavior. In Fig. 4.7, the two conditions that may cause
oscillations are as follow [20]:

25

Figure 4.7: Op amp in a presence of feedback

• The angle of AF is 00 or some multiple of 3600 .
where the Feedback factor (F ) is,
F =

R2
R2 + RF

(4.26)

and the Gain of the op amp is A.
• |AF | ≥ 1.
In words, the loop gain AF can cause oscillations only if it has a 00 (or 3600 ) phase shift
and the magnitude of AF is unity or greater. The stability of the op amp is tested with the
unity feedback condition (worst case scenario) and a phase margin of at least 450 insures the
stability of the op amp. Phase margin (measured in degrees) is the difference between the
phase of an amplifier’s output signal and 1800 at the frequency where the loop gain of the
op amp is unity. A negative phase margin at a frequency where the loop gain exceeds unity
guarantees instability and hence positive phase margin is desired. A phase margin of 600 is
better as it provides a faster settling time for a step response.
Since no compensation capacitor along with the resistors are used to compensate the
proposed op amp, the sizes of the devices in the input differential stage and Class AB output
stage are optimized for better phase margin and gain margin to insure the stability of the op
amp in unity feedback. In Fig. 4.4, devices M13 and M14 in the input differential stage are
chosen to be quite wide to increase the transconductance of these devices. Since the effective
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resistance (Rm ), looking into the junction of the drains of M11 and M13 is dominated by the
reciprocal of gm13 (impedance of diode-connected device M13), an increase in gm13 decreases
the Rm but wider devices (M13 and M14) also increase the effective capacitance Cm . The
increase in transconductance of M13 dominates the increase in Cm . Since the placement
of the mirror pole in the frequency domain depends upon these parameters, Rm and Cm ,
a decrease in the time-constant places the mirror pole at higher frequencies away from the
pole of the input differential stage. Wider M14 also increases the parasitic capacitance of
M14 that helps in narrow-banding the dominant pole of the this stage. The sizes of devices
M15 and M16 in the composite cascode load are chosen to be longer as this increases the
effective resistance looking into the drain of M13 and M14 which increases the voltage gain
of the stage.
As mentioned earlier the size of the devices in the output stage are optimized to give
a low voltage gain of about (10 dB ∼ 15 dB) resulting in higher bandwidth of the stage.
The higher bandwidth in this stage diminishes the effect of the pole from this stage and the
input differential stage which results in better phase margin (750 ) required for the stability
of the op amp.
4.7

Control circuit
The control circuit shown in Fig. 4.8 diminishes the change in gate to source volt-

age (VGS ) of device M20 in the quiescent state over the process and temperature corners.
Simulation results show that in the absence of this circuit the maximum quiescent power
dissipation of the op amp over the corners is about 84 µW as opposed to 35 µW when this
circuit is included. Over corners, the threshold voltage of device M20 varies which varies the
bias voltage of device M21 driving more current into the load. In the circuit shown, devices
M20 and M26, M22 and M28, M19 and M23, and M21 and M25 are matched and the circuit
is biased in such a manner that the node VX = VY and VQ = VR .
In order to understand the circuit in detail, suppose the voltages at node VX and VY
increase over the corner in a quiescent state. As VY increases, the gate to source voltage of
device M26 drops and drives the source voltage of M26 (M37) higher as more current flows
through the device M37. With the increase in the drain current through the device M37 the
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Figure 4.8: Control circuit

drain and gate voltages of devices M32 and M24 increases. The high gate voltage of device
M24 also drives the device’s respective source voltage high. The increase in gate voltage of
device M19 and source voltage of device M24 decrease the drain current in M19, thereby
decreasing the VGS of device M20 by the same amount as the voltages at node VX and VY
increase over the corner keeping the voltages at nodes VQ and VR equal.
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Chapter 5
Layout of proposed operational amplifier
Layout of any circuit plays an important role in the behavior of a final integrated
circuit. It is the representation of the integrated circuit at the transistor level in terms of
planar geometrical shapes; these shapes are composed of different combinations of layers of
silicon, silicon oxide, diffusion, metal and polysilicon. The layout of an integrated circuit is
broken down into certain blocks of components that comprise the integrated circuit and the
connections and positions of these blocks significantly affect the behavior of the integrated
circuit in the physical world. Certain guidelines are followed while designing the layout of
these blocks such as matching of transistors, use of dummy devices, shielding and guard
rings.
The layout of the proposed op amp follows some of the above mentioned key guidelines
as required to ensure acceptable performance. Fig. 5.1 shows the layout of the op amp. The
highlighted areas in the layout; A, B, C and D represent the first stage, constant-gm biasing
circuit of the first stage, second stage along with the control circuit and constant-gm biasing
circuit for the control circuit of the proposed op amp respectively. All of the respective
transistors with equal width and length are matched to minimize the effects of the process
variation. Certain common techniques are used to match such devices to compensate for
boundary conditions such as representation of larger devices using unit fingers, use of dummy
devices, device orientation, interleaving, cross quadding, and locality of the devices. Extra
care was taken to make sure the current flow is identical throughout the current mirror devices
and any other devices that required matching, this technique is also called photolithographic
invariance. The total area of the layout is 0.129 mm2 , but with some optimizations the layout
could be more compact. Figure. 5.2 shows the schematic of the overall op amp consisting of
the stages discussed in Chapter 4.
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Figure 5.1: Layout of proposed operational amplifier
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Chapter 6
Simulation setup and results of proposed operational amplifier
This chapter includes the simulations of the proposed op amp to characterize and
optimize its operation. These simulations are divided into three sections; small signal AC,
large signal transient and DC responses. All of the op amp simulations were performed with
a resistive load of 100 kΩ in parallel with a capacitive load of 0.5 pF. AVDD is the positive
power supply and AVSS is the negative power supply.
6.1

DC response
DC analysis ensures the correct biasing of the op amp in a quiescent state. It also

characterizes the total power dissipation of the op amp in a quiescent state and the output
offset that the op amp incurs due to mismatch of the involved transistors and other parasitics.
Fig. 6.1 shows the setup circuit to measure the offset voltage and the total quiescent current
consumption by the op amp. The DC response showed the total current consumption in the
quiescent state to be 9.376 µA and the offset voltage to be 3.223 µV.
6.2

Small signal AC response
The small signal AC response examines the response of the op amp to a small sinu-

soidal voltage imposed upon a generally much larger DC bias voltage. This response can be
characterized by the voltage gain, bandwidth, phase margin, common mode rejection ratio
(CMRR), power supply rejection ratio (PSRR) and noise analysis of the op amp.
6.2.1

Open-loop gain, bandwidth and phase margin
Figure. 6.2 shows the setup for characterization of the open-loop voltage gain and

bandwidth of the op amp shown earlier in Fig. 5.2. The open-loop gain of the op amp in

33

AVDD
AVSS

Vp

VOUT

A

CL

RL

AVDD

Figure 6.1: Setup for DC response
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Figure 6.2: Setup for the AC response

V OU T
dB is given by [20 log ( (V in+)−(V
)]. Figure. 6.3 shows the frequency response of the first
OU T )

and second stage of the op amp and Fig. 6.4 shows the frequency response of the op amp
along with the phase plot. The simulation results show that the gain of the first stage is
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approximately about 98 dB with a bandwidth (f21 ) of about 1.07 Hz and the second stage
has a gain of about 13 dB with a bandwidth (f22 ) of about 4.9 MHz. The simulated results
clearly show the pole from the first stage being much lower than the other pole which insures
the stability of the op amp. The phase and gain margin of the op amp are about 750 and
17.65 dB respectively. The gain margin is the factor by which the op amp gain can be
increased before the op amp becomes unstable. The simulated overall voltage gain of the op
amp is about 113.4 dB with a crossover frequency at 311 kHz.

Figure 6.3: Frequency response for the open-loop gain and bandwidth of the output loaded
first and second stages respectively. Red color denotes the first stage gain and the blue denotes
the second stage gain. Scaling in Y-axis is in dB and X-axis is in Hz.
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Figure. 6.3 shows that the first stage frequency response has a zero at about 10 MHz
which explains the small bump in the overall frequency response of the op amp shown in
Fig. 6.4. This zero is coming from the feedback capacitance Cgd of device M14 in Fig. 4.4.
Since this bump is farther away from the cross over frequency and does not hurt the phase
and gain margin much, it can be ignored.

Figure 6.4: Frequency response for the open-loop gain, bandwidth, phase margin and gain
margin of the loaded op amp. Scaling in Y-axis is in dB and X-axis is in Hz for the Amplitude
(Gain) response and is in deg (degrees) and Hz for the Phase response.
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6.2.2

Noise analysis
Figure. 6.5 shows the output voltage noise spectral density of the op amp. It is a

measurement of root-mean-square noise voltage per square root Hertz. The simulated results
shows two types of noise,

1
f

noise and white noise, a flat spectral noise density above 1 Hz is

a white noise. The plot below 1 Hz which is inversely proportional to frequency is referred
to as

1
f

noise. The intersection of the

1
f

noise and the white noise is often referred to as

1
f

noise corner and it occurs at about 4 mHz. The spectral noise density at 1 KHz is about
√
134.5 nV / Hz.

Figure 6.5: Noise analysis at the output of the op amp
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6.2.3

Common mode rejection ratio (CMRR)
CMRR is a measure in dB of the mismatch of incremental gain from each of the two

inputs to output of the op amp. If the incremental gain from each input to output were
equal , the CMRR would be infinite [14]. CMRR can also be defined as the measure of the
tendency of the op amp to reject the input signals common to both inputs. Fig. 6.6 shows
the setup for the characterization of CMRR of the op amp. The CMRR of the op amp is
given by

CM RR = 20 log


= 20 log

| AD |
| ACM |

VCM
Vp−Vn


(6.1)


.

(6.2)

AD and ACM are the differential gain and the common mode gain of the op amp
respectively. It can be seen from Eq. 6.1 that the higher the CMRR is, the smaller is the
effect of ACM on the output voltage compared to AD .
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Figure 6.6: Setup for Common-mode gain measurement
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Figure. 6.7 shows the frequency response for the CMRR of the op amp. The simulated
results show that at lower frequencies the CMRR is quite high, about 132 dB, and starts to
fall off above 1 Hz as the differential gain falls. The CMRR of the op amp at 1 KHz is about
92.49 dB.

Figure 6.7: Frequency response for the measurement of the CMRR of the op amp. Y-axis is
in dB whereas X-axis is in Hz.
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6.2.4

Power supply rejection ratio (PSRR)
PSRR (measured in dB) is the ratio of change in the input offset voltage to a unit

change in the power supply voltage [14]. PSRR can also be defined as the measure by which
the ripple in the power supply is rejected by the op amp at its output. Figure. 6.8 shows
the setup for the characterization of PSRR of the op amp.

AVDD

VAC

VOUT

AVSS

A
RL

CL

Figure 6.8: Set up for PSRR response of the op amp.

Figure. 6.9 shows the frequency response for the PSRR of the op amp. The simulated
results shows that at lower frequencies the PSRR is about 131 dB and at 1 KHz, it is about
73.6 dB.
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Figure 6.9: Frequency response for the measurement of the PSRR of the op amp. Y-axis is
in dB whereas X-axis is in Hz.
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6.3

Large signal transient response
Large signal transient response examines the response of the op amp to a change from

a quiescent state. This response characterizes the slew rate and total harmonic distortion of
the op amp.
6.3.1

Slew rate
Slew rate is the maximum rate at which the output changes when input signals are

AVDD

large. Figure. 6.10 shows the setup for the characterization of the slew rate of the op amp.
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Figure 6.10: Setup for slew rate response of op amp

Figure. 6.11 shows the response of the op amp to an input ramp signal. The rate at
which the output signal changes with respect to the input signal is measured to be about
170 KV/s.
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Figure 6.11: Response for measurement of Slew rate of the op amp. Y-axis is in Volts whereas
X-axis is in micro-seconds. Blue and red color represent the input pulse signal and the output
signal respectively.

6.3.2

Total harmonic distortion (THD)
THD is a major specification used to characterize the op amp performance. Ideally

the output signal of an op amp should contain only the frequency components present in
the input signal. But the nonlinear nature of the amplifying devices introduces extraneous
frequencies in the output signal that are not contained in the input signal, also referred to
as harmonics [20]. Nonlinearity is introduced in the MOSFET between the gate voltage and
the drain current. THD can be defined as a percentage by [20]

p
v22 + v32 + v42 + · · · + vn2
T HD =
.
vf
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(6.3)

In Eq. 6.3, vf is the fundamental frequency and v2 , v3 and vn are the amplitudes of
the respective harmonics. Fig. 6.12 shows the setup for the characterization of the THD.
Using a calculator tool in Cadence with Spectre, the THD was calculated for 10 periods of

AVDD

fundamental frequency (4 KHz) and found to be 0.38% in unity gain feedback.
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Figure 6.12: Setup for Total harmonic distortion measurement
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Chapter 7
Test results of operational amplifier
The proposed op amp was fabricated in an ON Semiconductor 0.5-µm CMOS process.
Since the proposed op amp can drive a maximum capacitive load of about 0.5 pF without
affecting its stability and performance and the testing probes introduce a capacitance of
about 20 pF which can significantly affect the performance of the op amp, a new approach
was taken to test the op amp. The proposed op amp was cascaded with the buffer amplifier
that can drive a capacitive load of more than 20 pF. The buffer amplifier needs to be
significantly faster than the proposed op amp such that in a unity feedback (worst case
scenario) this buffer does not affect the stability, accuracy, and speed of the op amp.
Figure. 7.1 shows the setup for the testing of the proposed op amp for most of the
responses mentioned in Chapter 6. Due to the constraint in resolution of the measuring
equipment and inability to produce a noise free small input signal, the open loop voltage
gain was hard to measure. Figure. 7.2 shows the setup for testing the open loop voltage
gain of the proposed op amp. From Fig. 7.2, applying Kirchhoff node voltage analysis at
V1 gives

V1=

V OU T
A=−
=−
V1



R2
R1 + R2

R1 + R2
R2




V x,

(7.1)

V OU T
.
Vx

(7.2)

Resistor values of 100 KΩ, 500K Ω, and 100 Ω were chosen for R, R1 and R2 respectively for the measurement of the gain. From Eq. 7.2 the first term, (R1 + R2 )/R2 , of the
gain (A) can be considered as a constant and the VOUT and Vx signal are large enough to
be accurately measured by the measuring equipment.
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The accuracy of the other measurements, CMRR and PSRR, of the op amp also
depended on resistor matching and the accuracy of the measuring equipment. An earlier
work [21], shows that the highest achievable CMRR of op amp with the resistors mis-match
within 0.001% is 86 dB. With better precision resistors, the reported CMRR of the op amp
in this thesis could be much higher. Similarly for the measurement of PSRR, the accuracy
of the measuring equipment is critical in evaluating the voltage changes in the output with
respect to the changes in power supply. Again with better accuracy equipment, the reported
PSRR could be higher.
The test results agree with the simulation results of the op amp. The measured open
loop gain, gain bandwidth product, power dissipation, and total harmonic distortion is about
110 dB, 420 KHz, 21.3 µW and 0.215 % respectively. The lower power dissipation is due
to the lower quiescent current required to bias the first stage of the op amp (< 200 nA).
Table 7.1 shows the comparison between the simulation and test results. The results were
also compared with the op amp mentioned in [1] which formed a basis of this thesis. The
key topic of interest were low power design, elimination of the compensation capacitor and
reduction in chip area. The test results show that the power dissipation is much lower at
about 21.3 µW compared to the op amp mentioned in an earlier work [1] which was about
110 µW. The other improvement was seen in the slew rate measurement, the measured slew
rate is about 280 KV/s as compared to 260 KV/s mentioned in [1]. This improvement in slew
rate can be explained due to the elimination of the compensation capacitor as mentioned in
Chapter 3. In contrast, the layout area (∼ 0.12 mm2 ) turned out to be higher as compared to
the op amp mentioned in [1] (∼ 0.05 mm2 ) which is due to the introduction of Constant-gm
biasing circuit for the first stage and the large sizes of the devices in the first stage of the
op amp operating in the subthreshold region. The monte-carlo simulation results showed
variation in voltage gain of the first stage over the mismatch of these devices which were
unjustified. Further investigation showed no variation in the gm and gd s of the devices in
the first stage, yet the gain varied so the BSIM3 modeling of the subthreshold devices is
suspected for such results. The variation in gain severely affected the stability of the op
amp, and to minimize the effect large device sizes were chosen which also introduced larger
parasitic capacitance that helped in narrow banding the first stage increasing the stability
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of the op amp. The constant-gm biasing circuit was also used to keep the gm of these devices
fairly constant over mismatch and process corners. With better understanding of the models
of the device in subthreshold region, the device sizes can be reduced and could be a topic
for future research.
Table 7.2 compares and shows that the proposed op amp in this thesis has achieved
appreciable performance when compared to the previously published op amps for the application in biomedical fields. The gain is comparatively high and the low power dissipation of
the op amp makes it an ideal candidate for use in neurophysiology laboratories, biomedical
sensors such as heart rate sensors, ECG sensors, and EEG sensors.
7.1

Comparison tables
The comparison between the simulated and the test results of the proposed op amp

is summarized in Table 7.1. Table 7.2 compares the key parameters related to the performance of the proposed op amp with the previously published op amp for the application in
biomedical fields.

Table 7.1: Comparison between the simulation and test results

Parameter
Simulation Results Test Results
Units
Power Supply
± 1.5
± 1.5
V
Quiescent DC current
9.37
7.1
µA
No signal Power dissipation
28.11
21.3
µW
Input voltage offset
3.223
119
µV
Open loop Gain
113.4
110
dB
Open loop Bandwidth
1
1
Hz
Phase Margin
75
···
degrees
Gain bandwidth product (GBW)
311
420
KHz
√
Spectral Noise Density @ 1KHz
134.5
···
nV / Hz
CMRR
132
> 65
dB
PSRR
131
> 78
dB
Slew Rate
170
280
KV/s
THD
0.38
0.215
%
Area
0.12
0.12
mm2
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Table 7.2: Comparison between the performance of the presented op amp and the
previously published op amp

Parameter
Topology

CMOS Technology
Power Supply
Quiescent DC current
Power dissipation
Gain
Area

[22]
Ultra
Low
Power CMOS
EMG Amplifier
0.18 µm
± 0.9 V
8.4 µA
15.14 µW
40 dB
···

[23]
Low
Power
Band-Pass
Amplifier
0.5 µm
± 2.5 V
36 µA
180 µW
70 dB
0.33 mm2

48

[3]
Low-Power
Low-Noise
CMOS Amplifier
1.5 µm
± 2.5 V
16 µA
80 µW
39.8 dB
0.16 mm2

This Work
High
Gain,
Low
Power
CMOS
Op
amp
0.5 µm
± 1.5
7.1 µA
21.3 µW
110 dB
0.12 mm2

VDD

AVDD

Test amplifier

Vn

A1

VOUT

A2
AVSS

AVSS

Vp

High speed buffer amplifier

VDDA

Proposed op amp

VAC

VSS

Vp

VOUT

A

VCM
Test amplifier in unity feedback

Figure 7.1: Setup for testing of proposed op amp
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R

R

Vx
VDDA

Vin

R1

Test amplifier

V1

A
VSS

R2

VOUT

VCM

Figure 7.2: Setup for testing of open loop gain of proposed op amp
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Chapter 8
Conclusion
This work demonstrates the feasibility of the composite cascode connection, operating
in the subthreshold region, for the input differential stage of an op amp. The resulting amplifier has a high gain, low bandwidth and low quiescent power dissipation while eliminating
the need for the addition of a compensation capacitor. The results also show that it has low
nonlinear distortion and noise. When compared with previously published op amps for its
application in the biomedical field, the proposed op amp showed appreciable performance in
terms of power dissipation, gain and area. As mentioned in Chapter 5 and Chapter 7, the
area could be further reduced with optimization of the layout and a better understanding
of BSIM3 subthreshold models of devices. The significant use of such an amplifier can be
found in biomedical applications where low power, low noise bio-signal amplifiers capable of
amplifying signals in the millihertz-to-kilohertz range are required. Low quiescent current
amplifiers are also in demand for application in biomedical devices like the pulse oximeter.
The high gain and the low power dissipation of the op amp also makes it an ideal candidate
for use in neurophysiology laboratories, biomedical sensors such as heart rate sensors, ECG
sensors, and EEG sensors.
8.1

Topics for future research
As mentioned in Chapter 7, the poor modeling of the devices in the subthreshold

region in Cadence introduced unjustified results, a better understanding of these models
can be helpful in predicting the behavior of these devices in subthreshold region. The op
amp proposed in this thesis can drive a capacitive load of about 0.5 pF, further research
can be done such that this op amp can drive a much larger capacitive load. The output
voltage swing is about 2.1 Vpp with a power supply of 3 V. Further research in maximizing
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this output voltage (rail-to-rail) will increase the op amp efficiency. With the elimination of
the compensating capacitor, the slew rate should have been much higher than reported in
Chapter 7, further research on this issue could be beneficial. The reported power dissipation
of the op amp is about 21.3 µW, most of which is dissipating in the control circuit and the
Class AB output stage, further research on the more efficient output stage could decrease
the power dissipation.
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Appendix A

A.1

Derivation of the small signal voltage gain of composite cascode stage with
composite cascode load

Figure A.1: Small signal model of composite cascode stage with ideal current source load, R
represents the effective resistance of ideal current source
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From Fig. A.1, applying Kirchhoff node voltage rule at VX gives
VX − VOU T
VX
− gm1 VSG1 +
+ gm2 VSG2 + gmb2 VS2 = 0,
r01
rds2

VX

1
rds1

+



1

−

rds2


VX

1
rds1

(A.1)

VOU T
− gm1 (−VIN ) + gm2 (VX − VIN ) − gmb2 VX = 0,
rds2

+

1
rds2


+ gm2 + gmb2 −

VOU T
+ (gm1 − gm2 ) VIN = 0,
rds2

VX =

VOU T
− (gm1
rds2
1
1
+ rds2
+
rds1

− gm2 )VIN
gm2 + gmb2

.

(A.2)

Again applying Kirchhoff node voltage rule at VOU T gives
VOU T
VOU T − VX
− gmb2 VS2 = 0,
− gm2 VSG2 +
R
rds2

VOU T


VOU T

1
1
+
R rds2



1
1
+
R rds2



− gm2 (VX − VIN ) −

+ gm2 VIN

(A.3)

VX
− gmb2 VX = 0,
rds2



1
= (gm2 + gmb2 ) +
VX .
rds2

Substituting for VX from Eq. A.2 and after some simplification,

VOU T

1
R



1
rds1

+

1
rds2


+ gm2 + gmb2

VOU T
=−
VIN
R



1
gm2 VIN
= −gm1 VIN gm2 + gmb2 +
−
,
rds2
rds1

[gm1 (gm2 + gmb2 +
1
[r
rds1 rds2 ds1

1
)
rds2

+

gm2
]
rds1

+ rds2 + (gm2 + gmb2 )rds1 rds2 ] +

1
rds1 rds2

,
(A.4)
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=−

=

[gm1 (gm2 + gmb2 )rds2 + gm1 ]rds1 + gm2 rds2
,
1
[r + rds2 + (gm2 + gmb2 )rds1 rds2 ] + 1
R ds1

−[gm1 rds1 (gm2 + gmb2 )rds2 + gm1 rds1 + gm2 rds2 ]
.
1 + R1 [(gm2 + gmb2 )rds1 rds2 + rds1 + rds2 ]

(A.5)

Similarly, the voltage gain of the composite cascode stage with composite cascode
load as in Fig. 4.3 can be derived to yield
AM B =

−[gm1 rds1 (gm2 + gmb2 )rds2 + gm1 rds1 + gm2 rds2 ]
1+

(gm2 +gmb2 )rds1 rds2 +rds1 +rds2
(gm4 +gmb4 )rds3 rds4 +rds3 +rds4
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.

(A.6)
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